

MIPS32 指令集

MIPS 指令可以分成以下各类:

空操作 **no-op**;

寄存器 / 寄存器传输: 用得很广, 包括条件传输在内;

常数加载: 作为数值和地址的整型立即数;

算术 / 逻辑指令;

整数乘法、除法和求余数;

整数乘加;

加载和存储;

跳转、子程序调用和分支;

断点和自陷;

CPO 功能: CPU 控制指令

浮点;

用户态的受限访问: **rdhwr** 和 **synci**

注: 64 位版本开头以“d”表示, 无符号数以“u”结尾, 立即数通常以“i”结尾, 字节操作以“b”结尾, 双字操作以“d”结尾, 字操作以“w”结尾

1、空操作: **nop**: 相当于 `sll zero,zero,0`,

`ssnop`: equals `sll zero,zero,1`.

这个指令不得与其它指令同时发送, 这样就保证了其运行要花费至少一个时钟周期。这在简单的流水线的 CPU 上无关紧要, 但在复杂些的实现上对于实现强制的延时很有用。

2、寄存器 / 寄存器传送:

move: 通常用跟 `$zero` 寄存器的 `or` 来实现, 或者用 `addu`。

movf, movt, movn, movz: 条件传送。

3、常数加载:

dla, la: 用来加载程序中某些带标号的位置或者变量的地址的宏指令;

dli, li: 装入立即数常数, 这是一个宏指令;

lui: 把立即数加载到寄存器高位。

4、算术 / 逻辑运算:

add, addi, dadd, daddi, addu, addiu, daddu, daddiu, dsub, sub, subu: 加法指令和减法指令;

abs, dabs: 绝对值;

dneg, neg, negu: 取相反数;

and, andi, or, ori, xor, nor: 逐位逻辑操作指令;

drol, rol, ror: 循环移位指令;

sll, srl, sra: 移位。

5、条件设置指令:

slt, slti, sltiu, sltu, seq, sge, sle, sne: 条件设置。

6、整数乘法、除法和求余数：

div、mul、rem 等等。

7、整数乘加（累加）：

mad 等。

8、加载和存储：

lb、ld、ldl、ldr、sdl、sdr、lh、lhu、ll、sc、pref、sb 等操作。

9、浮点加载和存储：

l.d、l.s、s.d、s.s 等

常用 MIPS 指令集及格式：

MIPS 指令集(共 31 条)										
助记符	指令格式						示例	示例含义	操作及其解释	
Bit #	31..26	25..21	20..16	15..11	10..6	5..0				
R-type	op	rs	rt	rd	shamt	func				
add	00000	rs	rt	rd	0000	10000	add \$1,\$2,\$3	\$1=\$2+\$3	rd <- rs + rt ; 其中 rs=\$2, rt=\$3, rd=\$1	
addu	00000	rs	rt	rd	0000	10000	addu \$1,\$2,\$3	\$1=\$2+\$3	rd <- rs + rt ; 其中 rs=\$2, rt=\$3, rd=\$1,无符号数	
sub	00000	rs	rt	rd	0000	10001	sub \$1,\$2,\$3	\$1=\$2-\$3	rd <- rs - rt ; 其中 rs=\$2, rt=\$3, rd=\$1	
subu	00000	rs	rt	rd	0000	10001	subu \$1,\$2,\$3	\$1=\$2-\$3	rd <- rs - rt ; 其中 rs=\$2, rt=\$3, rd=\$1,无符号数	
and	00000	rs	rt	rd	0000	10010	and \$1,\$2,\$3	\$1=\$2 & \$3	rd <- rs & rt ; 其中 rs=\$2, rt=\$3, rd=\$1	
or	00000	rs	rt	rd	0000	10010	or \$1,\$2,\$3	\$1=\$2 \$3	rd <- rs rt ; 其中 rs=\$2, rt=\$3, rd=\$1	
xor	00000	rs	rt	rd	0000	10011	xor \$1,\$2,\$3	\$1=\$2 ^ \$3	rd <- rs xor rt ; 其中 rs=\$2, rt=\$3, rd=\$1(异或)	
nor	00000	rs	rt	rd	0000	10011	nor \$1,\$2,\$3	\$1=~(\$2 \$3)	rd <- not(rs rt) ; 其中 rs=\$2, rt=\$3, rd=\$1(或非)	
slt	00000	rs	rt	rd	0000	10101	slt \$1,\$2,\$3	if(\$2<\$3) \$1=1 else \$1=0	if (rs < rt) rd=1 else rd=0 ; 其中 rs=\$2, rt=\$3, rd=\$1	
sltu	00000	rs	rt	rd	0000	10101	sltu \$1,\$2,\$3	if(\$2<\$3) \$1=1 else \$1=0	if (rs < rt) rd=1 else rd=0 ; 其中 rs=\$2, rt=\$3, rd=\$1 (无符号数)	

sll	00000 0	0000 0	rt	rd	shamt t	00000 0	sll \$1,\$2,10	\$1=\$2<<10	rd <- rt << shamt ; shamt 存放移位的位数， 也就是指令中的立即数，其中 rt=\$2, rd=\$1
srl	00000 0	0000 0	rt	rd	shamt t	00001 0	srl \$1,\$2,10	\$1=\$2>>10	rd <- rt >> shamt ; (logical) , 其中 rt=\$2, rd=\$1
sra	00000 0	0000 0	rt	rd	shamt t	00001 1	sra \$1,\$2,10	\$1=\$2>>10	rd <- rt >> shamt ; (arithmetic) 注意 符号位保留 其中 rt=\$2, rd=\$1
sllv	00000 0	rs	rt	rd	0000 0	00010 0	sllv \$1,\$2,\$3	\$1=\$2<<\$3	rd <- rt << rs ; 其中 rs=\$3, rt=\$2, rd=\$1
srlv	00000 0	rs	rt	rd	0000 0	00011 0	srlv \$1,\$2,\$3	\$1=\$2>>\$3	rd <- rt >> rs ; (logical) 其中 rs= \$3, rt=\$2, rd=\$1
srav	00000 0	rs	rt	rd	0000 0	00011 1	srav \$1,\$2,\$3	\$1=\$2>>\$3	rd <- rt >> rs ; (arithmetic) 注意 符号位保留 其中 rs=\$3, rt=\$2, rd=\$1
jr	00000 0	rs	0000 0	0000 0	0000 0	00100 0	jr \$31	goto \$31	PC <- rs
I-type	op	rs	rt	immediate					
addi	00100 0	rs	rt	immediate			addi \$1,\$2,1 00	\$1=\$2+100	rt <- rs + (sign-extend)immediate ; 其中 rt=\$1,rs=\$2
addiu	00100 1	rs	rt	immediate			addiu \$1,\$2,1 00	\$1=\$2+100	rt <- rs + (zero-extend)immediate ; 其中 rt=\$1,rs=\$2
andi	00110 0	rs	rt	immediate			andi \$1,\$2,1 0	\$1=\$2 & 10	rt <- rs & (zero-extend)immediate ; 其中 rt=\$1,rs=\$2
ori	00110 1	rs	rt	immediate			andi \$1,\$2,1 0	\$1=\$2 10	rt <- rs (zero-extend)immediate ; 其中 rt=\$1,rs=\$2
xori	00111 0	rs	rt	immediate			andi \$1,\$2,1 0	\$1=\$2 ^ 10	rt <- rs xor (zero-extend)immediate ; 其中 rt=\$1,rs=\$2
lui	00111 1	0000 0	rt	immediate			lui \$1,100	\$1=100*65536	rt <- immediate*65536 ; 将 16 位 立即数放到目标寄存器高 16 位，目标寄存器的低 16 位填 0
lw	10001 1	rs	rt	immediate			lw \$1,10(\$2)	\$1=memory[\$2 +10]	rt <- memory[rs (sign-extend)immediate] ; rt=\$1,rs=\$2
sw	10101 1	rs	rt	immediate			sw \$1,10(\$2)	memory[\$2+ 10] =\$1	memory[rs (sign-extend)immediate] <- rt ; rt=\$1,rs=\$2

beq	00010 0	rs	rt	immediate	beq \$1,\$2,10	if(\$1==\$2) goto PC+4+4 0	if (rs == rt) PC <- PC+4 + (sign-extend)immediate<<2
bne	00010 1	rs	rt	immediate	bne \$1,\$2,10	if(\$1!=\$2) goto PC+4+4 0	if (rs != rt) PC <- PC+4 + (sign-extend)immediate<<2
slti	00101 0	rs	rt	immediate	slti \$1,\$2,10	if(\$2<10) \$1=1 else \$1=0	if (rs <(sign-extend)immediate) rt=1 else rt=0 ; 其中 rs=\$2, rt=\$1
sltiu	00101 1	rs	rt	immediate	sltiu \$1,\$2,10	if(\$2<10) \$1=1 else \$1=0	if (rs <(zero-extend)immediate) rt=1 else rt=0 ; 其中 rs=\$2, rt=\$1
J-type	op	address					
j	00001 0	address			j 10000	goto 10000	PC <- (PC+4)[31..28],address,0,0 ; address=10000/4
jal	00001 1	address			jal 10000	\$31<-PC+4; goto 10000	\$31<-PC+4 ; PC <- (PC+4)[31..28],address,0,0 ; address=10000/4

更全的 MIPS 汇编指令

Arithmetic Instructions

abs des, src1 # des gets the absolute value of src1.
add(u) des, src1, src2 # des gets src1 + src2.
addi \$t2,\$t3,5 # \$t2 = \$t3 + 5 加 16 位立即数
addiu \$t2,\$t3,5 # \$t2 = \$t3 + 5 加 16 位无符号立即数
sub(u) des, src1, src2 # des gets src1 - src2.
div(u) src1, reg2 # Divide src1 by reg2, leaving the quotient in register
lo and the remainder in register hi.
div(u) des, src1, src2 # des gets src1 / src2.
mul des, src1, src2 # des gets src1 * src2.
mulo des, src1, src2 # des gets src1 * src2, with overflow.
mult(u) src1, reg2 # Multiply src1 and reg2, leaving the low-order word
in register lo and the high-order word in register hi.
rem(u) des, src1, src2 # des gets the remainder of dividing src1 by src2.
neg(u) des, src1 # des gets the negative of src1.
and des, src1, src2 # des gets the bitwise and of src1 and src2.
nor des, src1, src2 # des gets the bitwise logical nor of src1 and src2.
not des, src1 # des gets the bitwise logical negation of src1.
or des, src1, src2 # des gets the bitwise logical or of src1 and src2.
xor des, src1, src2 # des gets the bitwise exclusive or of src1 and src2.
rol des, src1, src2 # des gets the result of rotating left the contents of src1 by src2 bits.
ror des, src1, src2 # des gets the result of rotating right the contents of src1 by src2 bits.
sll des, src1, src2 # des gets src1 shifted left by src2 bits.
sra des, src1, src2 # Right shift arithmetic.
srl des, src1, src2 # Right shift logical.
sllv des, src1, src2 # \$t0 = \$t1 << \$t3, shift left logical
srlv des, src1, src2 # \$t0 = \$t1 >> \$t3, shift right logical
srav des, src1, src2 # \$t0 = \$t1 >> \$t3, shift right arithm.

Comparison Instructions

seq des, src1, src2 # des 1 if src1 = src2, 0 otherwise.
sne des, src1, src2 # des 1 if src1 != src2, 0 otherwise.
sge(u) des, src1, src2 # des 1 if src1 >= src2, 0 otherwise.
sgt(u) des, src1, src2 # des 1 if src1 > src2, 0 otherwise.
sle(u) des, src1, src2 # des 1 if src1 <= src2, 0 otherwise.
slt(u) des, src1, src2 # des 1 if src1 < src2, 0 otherwise.
slti \$t1,\$t2,10 # 与立即数比较

Branch and Jump Instructions

b lab # Unconditional branch to lab.
beq src1, src2, lab # Branch to lab if src1 = src2 .
bne src1, src2, lab # Branch to lab if src1 != src2 .
bge(u) src1, src2, lab # Branch to lab if src1 >= src2 .
bgt(u) src1, src2, lab # Branch to lab if src1 > src2 .
ble(u) src1, src2, lab # Branch to lab if src1 <= src2 .
blt(u) src1, src2, lab # Branch to lab if src1 < src2 .
beqz src1, lab # Branch to lab if src1 = 0.
bnez src1, lab # Branch to lab if src1 != 0.
bgez src1, lab # Branch to lab if src1 >= 0.
bgtz src1, lab # Branch to lab if src1 > 0.
blez src1, lab # Branch to lab if src1 <= 0.
bltz src1, lab # Branch to lab if src1 < 0.
bgezal src1, lab # If src1 >= 0, then put the address of the next instruction
into \$ra and branch to lab.
bgtzal src1, lab # If src1 > 0, then put the address of the next instruction
into \$ra and branch to lab.
bltzal src1, lab # If src1 < 0, then put the address of the next instruction
into \$ra and branch to lab.

j label # Jump to label lab.
 jr src1 # Jump to location src1.
 jal label # Jump to label lab, and store the address of the next instruction in \$ra.
 jalr src1 # Jump to location src1, and store the address of the next instruction in \$ra.

Load, Store, and Data Movement

(reg) \$ Contents of reg.
 const \$ A constant address.
 const(reg) \$ const + contents of reg.
 symbol \$ The address of symbol.
 symbol+const \$ The address of symbol + const.
 symbol+const(reg) \$ The address of symbol + const + contents of reg.

la des, addr # Load the address of a label.
 lb(u) des, addr # Load the byte at addr into des.
 lh(u) des, addr # Load the halfword at addr into des.
 li des, const # Load the constant const into des.
 lui des, const # Load the constant const into the upper halfword of des,
 # and set the lower halfword of des to 0.
 lw des, addr # Load the word at addr into des.
 lwl des, addr
 lwr des, addr
 ulh(u) des, addr # Load the halfword starting at the (possibly unaligned) address addr into
 des.
 ulw des, addr # Load the word starting at the (possibly unaligned) address addr into des.

sb src1, addr # Store the lower byte of register src1 to addr.
 sh src1, addr # Store the lower halfword of register src1 to addr.
 sw src1, addr # Store the word in register src1 to addr.
 swl src1, addr # Store the upper halfword in src to the (possibly unaligned) address addr.
 swr src1, addr # Store the lower halfword in src to the (possibly unaligned) address addr.
 ush src1, addr # Store the lower halfword in src to the (possibly unaligned) address addr.
 usw src1, addr # Store the word in src to the (possibly unaligned) address addr.

move des, src1 # Copy the contents of src1 to des.
 mfhi des # Copy the contents of the hi register to des.
 mflo des # Copy the contents of the lo register to des.
 mthi src1 # Copy the contents of the src1 to hi.
 mtlo src1 # Copy the contents of the src1 to lo.

Exception Handling

rfe # Return from exception.
 syscall # Makes a system call. See 4.6.1 for a list of the SPIM system calls.
 break const # Used by the debugger.
 nop # An instruction which has no effect (other than taking a cycle to execute).